Intel's RISC: worth the wait? (64-bit chip executes up to three instructions per clock cycle) (reduced-instruction-set-computer) (product announcement)

EDN, March, 1989 by Harbert, Tammi

Intel's RISC: Worth the wait? NEW YORK, NY--After eschewing true RISC architecture for years, Intel previewed its 1M-transistor, 64-bit RISC [mu]P at the 32nd annual IEEE International Solid-State Circuits Conference held here last month. The chip's arrival is an admission by the company that reduced-instruction-set computing has something to offer high-end systems.

A company spokesperson admitted that Intel's existing architecture was insufficient to serve all the needs of mini-computer vendors and workstation vendors.

Intel is sampling the chip, named the Model i860, to selected customers. But the device won't be available until late this year. It uses a parallel architecture that incorporates a 32-bit reduced-instruction-set core for data...

Premium Content Partnership | HighBeam Research provides an in-depth online archive library of reference works. HighBeam Research
 

BNET TalkbackShare your ideas and expertise on this topic

Please add your comment:

  1. You are currently: a Guest |
  2.  

Basic HTML tags that work in comments are: bold (<b></b>), italic (<i></i>), underline (<u></u>), and hyperlink (<a href></a)

advertisement
CXO UnpluggedSmart Business interviews on BNET

See and hear how senior level executives across the Asia Pacific are developing smart business ideas across a variety of sectors. The focus is on the future, and on how businesses need to evolve.

advertisement
  • Click Here
  • Click Here
  • Click Here
advertisement
Click Here