RISC microprocessor enlarges instruction cache and adds data cache. (Intel Corp.'s i960CF microprocessor) (includes related article on profile-driven compilation) (Wescon/92 supplement ) (Product Announcement)

EDN, November, 1992 by Weiss, Ray

Embedded systems place additional demands on RISC processors: Users need high performance coupled with cost-effective memory and deterministic performance. Intel kicked up the performance of its superscalar i960CA, a 32-bit superscalar RISC (reduced-instruction-set-computer) processor, by as much as 60% in some applications. This [mu]P employs a larger, 4-kbyte instruction cache and a 1-kbyte data cache, as well as an optimizing compiler.

Currently, the i960 is one of the major RISC architectures for embedded applications, especially in laser printers and emerging X-terminals. In addition, the i960 is penetrating the high-end networking world, showing up in network routers, bridges, and servers. This move is aided by the i960's sophisticated external bus...

Read the rest of this article with a Free Trial at HighBeam Research.

Premium Content Partnership | HighBeam Research provides an in-depth online archive library of reference works.