ASICs get "embed" with FPGAs.(Brief Article)(Product Announcement)

EDN, August, 1999 by Dipert, Brian

LSI Logic is enhancing its G 12 0.18-[micro]m-drawn process portfolio with programmable-logic-core capability in partnership with Adaptive Silicon (www.adaptivesilicon.com). The ASIC vendor believes that its approach is ideal for embedding because of its low power, high speed, and small size. LSI Logic claims that the embedded programmable-logic array is an average of 4 times smaller for a given logic (excluding memory) gate-count capacity than mainstream FPGAs. Because it is SRAM-based, Adaptive Silicon's FPGA logic cell required no modification for LSI Logic's process, and G12 will extend its standard-cell performance versus power-transistor flexibility to the embedded programmable logic.

Adaptive Silicon achieves a 95,000-gate/[mm.sup.2] logic-cell size...

Read the rest of this article with a Free Trial at HighBeam Research.

Premium Content Partnership | HighBeam Research provides an in-depth online archive library of reference works.