DSP core makes magic with complex arithmetic.(Leading edge: what's hot in the design community)

EDN, August, 2003 by Cravotta, Robert

ATMEL'S Magic VLIW DSP core executes single-cycle complex arithmetic operations that support executing the differential equations and adaptive beam-forming algorithms for hands-free audio conferencing, spectrum analysis, and audio encoding and decoding. The architecture executes 15 operations per cycle and can perform 1 Gflops with 40-bit precision at 100 MHz and at less than 500 mW.

The 128-bit-instruction-word architecture supports simultaneous execution of both real and imaginary operations and includes 10 floating- and fixed-point operators that are arranged in two identical parallel blocks. The architecture organizes data memory as two banks of 256 40-bit registers with a dedicated datapath that allows them to act as a single bank of 256 complex...

Read the rest of this article with a Free Trial at HighBeam Research.

Premium Content Partnership | HighBeam Research provides an in-depth online archive library of reference works.