MIPS Technologies licenses 32-bit architecture to Fulcrum Microsystems for development of industry's first high-performance clockless processor; Caltech spin-out leveraging its unique design methodology to deliver communications ICs using asynchronous implementation of MIPS32 architecture.

0 Comments | M2 Presswire, May, 2002

M2 PRESSWIRE-1 May 2002-MIPS TECHNOLOGIES: MIPS Technologies licenses 32-bit architecture to Fulcrum Microsystems for development of industry's first high-performance clockless processor; Caltech spin-out leveraging its unique design methodology to deliver communications ICs using asynchronous implementation of MIPS32 architecture (C)1994-2002 M2 COMMUNICATIONS LTD RDATE:04302002 SAN JOSE, Calif., Embedded Processor Forum -- MIPS Technologies, Inc.

(NASDAQ: MIPS, MIPSB), a leading provider of industry-standard processor architectures and cores for digital consumer and business applications, announced today that it has licensed its 32-bit MIPS instruction-set architecture (ISA) to Fulcrum Microsystems, Inc. to develop chips for high-speed wire line...

Premium Content Partnership | HighBeam Research provides an in-depth online archive library of reference works. HighBeam Research
 

BNET TalkbackShare your ideas and expertise on this topic

Please add your comment:

  1. You are currently: a Guest |
  2.  

Basic HTML tags that work in comments are: bold (<b></b>), italic (<i></i>), underline (<u></u>), and hyperlink (<a href></a)