IEEE standard extends standard test interface language to semiconductor design; IEEE also begins revisions to standards for VHDL, ASIC and an interface for massively parallel systems.

0 Comments | M2 Presswire, July, 2005

M2 PRESSWIRE-13 July 2005-IEEE: IEEE standard extends standard test interface language to semiconductor design; IEEE also begins revisions to standards for VHDL, ASIC and an interface for massively parallel systems(C)1994-2005 M2 COMMUNICATIONS LTD RDATE:12072005 PISCATAWAY, N.J., USA - The IEEE has approved a new standard that extends Standard Test Interface Language to semiconductor design environments.

It also began work on revisions to standards concerned with the VHDL modeling language and an interface for massively parallel systems, as well as to add correction to the standard for Application Specific Integrated Circuit modeling. The new standard, IEEE 1450.1(TM), "Standard for Extensions to Standard Test Interface Language (STIL)", supports the use...

Premium Content Partnership | HighBeam Research provides an in-depth online archive library of reference works. HighBeam Research

 

BNET TalkbackShare your ideas and expertise on this topic

Please add your comment:

  1. You are currently: a Guest |
  2.  

Basic HTML tags that work in comments are: bold (<b></b>), italic (<i></i>), underline (<u></u>), and hyperlink (<a href></a)