Renesas Technology adopts Cadence statistical timing.(Supply Line News)

CircuiTree, December, 2007

San Jose, Calif. -- Cadence Design Systems, Inc., announced that Renesas Technology Corp. adopted the statistical static timing analysis technology from the Cadence[R]Encounter[R] digital IC design platform to be part of its next-generation design flow. This advanced statistical timing analysis and optimization technology allows Renesas to accurately account for the effects of process variability in its leading-edge 45 nm digital designs.

Benefits include reduced silicon-failure risk, improved design robustness and convergence, enhanced quality of silicon, significantly faster turnaround time, and a streamlined sign-off flow.

Premium Content Partnership | HighBeam Research provides an in-depth online archive library of reference works. HighBeam Research

 

BNET TalkbackShare your ideas and expertise on this topic

Please add your comment:

  1. You are currently: a Guest |
  2.  

Basic HTML tags that work in comments are: bold (<b></b>), italic (<i></i>), underline (<u></u>), and hyperlink (<a href></a)

advertisement
CXO UnpluggedSmart Business interviews on BNET

See and hear how senior level executives across the Asia Pacific are developing smart business ideas across a variety of sectors. The focus is on the future, and on how businesses need to evolve.

advertisement
  • Click Here
  • Click Here
  • Click Here
advertisement
Click Here