Atmel's mAgic Complex Domain DSP Soft Core Delivers 1.0 GFLOPS At 100 MHz

Business Wire, June 23, 2003

============================ Embargo =========================== (X) No (Non) ( ) Yes (Oui)

=================== Distribution/Translation Needed=================== (DISTRIBUTION/TRADUCTION DEMANDEE)

FRENCH/FRANCAIS (X)

DISTRIBUTION REQUESTED/DISTRIBUTION DEMANDEE:

Standard France Media distribution (Distribution standard aux medias franeais

( ) Full-text distribution (Texte integral distribution)

(X) Summary only distribution (Resume uniquement distribution)

French disclosure(meets Euronext disclosure requirements) Publication franeaise(conforme aux exigences de publication d'Euronext)

( ) Full-text distribution (Texte integral distribution)

Combination of distribution to French media & disclosure points Distribution associee aux medias franeais & aux points de publication

( ) Full-text distribution (Texte integral distribution)

=====INSTRUCTIONS SPECIFIC TO RELEASES WITH TABULAR INFORMATION======= INSTRUCTIONS SPECIFIQUES AUX COMMUNIQUES COMPORTANT DES INFORMATIONS TABULAIRES

( ) Original file from client attached (usually Word or Excel)

(Fichier original du client joint (generalement Word ou Excel))

( ) No original Word or Excel file available (please proceed with

the following file)

(Aucun fichier original Word ou Excel file disponible (veuillez

utiliser le fichier suivant)

====E-SHEET NUMBER INFORMATION(INFORMATIONS SUR LE NUMERO E-SHEET)====

( ) No E-sheet number included (since there is no English version of

this release for the foreign-language versions to link to on the

BW.com site)

Aucun numero E-sheet fourni (car le site BW.com ne propose aucune

version anglaise de ce communique e laquelle les versions en

langue etrangere puissent renvoyer) ================APPROVALS, SPECIAL INSTRUCTIONS, ETC.================= VALIDATIONS, INSTRUCTIONS SPECIALES, ETC.

( ) Translation approval required:

(Validation de la traduction exigee)

Please send to (Veuillez l'adresser e):

__________________________________

(NOTE TO Companynews: If client requests translation approval,

please send a copy of any correspondence regarding the approval

process to trans.approval@businesswire.com for Business Wire's

files)

(NOTE A L'ATTENTION DE Companynews : si un client exige la

validation de la traduction, veuillez adresser une copie de

toute correspondance concernant le processus de validation e

trans.approval@businesswire.com pour les fichiers de Business

Wire)

( ) Send copies of translations to (no approval required) the

following email address(es)/(Adresser des copies des traductions

aux adresses de messagerie electronique suivantes (aucune

validation exigee) :

____________________________

____________________________

( ) SPECIAL INSTRUCTIONS(explain)/INSTRUCTIONS SPECIALES(expliquer):

=============== Issuer Name(Nom de l'emetteur)======================

Press release from Business Wire (ATMEL)

======================== Headline (Titre) =========================

======== Press Release Text (Texte du communique de presse)=========

Business Editors/High-Tech Writers

COLORADO SPRINGS, Colo.--(BUSINESS WIRE)--June 23, 2003

Floating-Point VLIW DSP Offers Single-cycle Execution of

FFTs and Complex MACs for Wave Processing Applications

Atmel(R) Corporation (Nasdaq:ATML) today introduced mAgic, the world's first complex domain, extended precision very long instruction word (VLIW) DSP core for SoC implementation. The mAgic core provides single-cycle execution of complex arithmetic operations, such as FFT butterflies and vector2 arithmetic. Complex arithmetic is used to execute differential calculations and adaptive beam forming algorithms that are used in high-quality hands free audio conferencing, physical modeling of musical instruments and the inner ear, spectrum analysis, audio encoding/decoding, missile guidance control, auto collision avoidance and radar applications. These applications typically require GFLOPS-plus throughput.

Traditionally, DSP makers respond to higher throughput requirements by increasing clock frequencies, which increases power consumption and heat dissipation. Atmel has taken the novel approach of creating a new DSP architecture that delivers GFLOPS-plus throughput at a low clock frequency, which dramatically simplifies SoC timing closure and reduces the need for pipelining. The mAgic DSP executes 15 operations per cycle in parallel, and, at only 100 MHz, delivers 1.5 billion operations per second (GOPS), of which 1 billion are floating point. The core's 40-bit precision provides a 32-bit mantissa (e.g. for high quality audio and matrix inversion stability) and an 8-bit exponent field. Competing GFLOPS-plus DSPs require more than twice the clock frequency of mAgic and consume three times more power. For example, the TMS320C67 requires 14,400 cycles and 3X the power to perform an FFT on 1024 elements, while the mAgic DSP requires only 5,962 cycles for the same calculation. (source: {Benchmarks : C67x(TM) DSP Benchmarks)

The mAgic VLIW DSP architecture is the result of 20 years of research conducted by Pier Stanislao Paolucci, mAgic architect and Permanent Researcher at the Italian National Institute of Nuclear Physics (INFN), and by key mAgic designers who participated in the Massively Parallel Processing Project (APE) VLIW architectures have massively parallel processing structures and long instruction words that allow multiple operations to be executed in a single instruction cycle. Atmel manufactures the VLIW ASICs designed for the TERAFLOPS systems of INFN. The mAgic DSP core is now being offered as a library element, usable by Atmel's other ASIC customers.