Business Services Industry
Inphi Corporation Strengthens Market Lead With Launch of Industry's Fastest DDR2 Registered Buffers With Parity Checking; Newest Products Operate at 400, 533 and 667 Mbps
Business Wire, Nov 29, 2004
WESTLAKE VILLAGE, Calif. -- Designed to Drive Higher Data Rates for High Performance Workstations, Servers and Systems
Once again setting the standard for delivering high performance precision timing devices that meet or exceed JEDEC specification, Inphi(R) Corporation (www.inphi-corp.com) today introduced the world's first Registered Buffer With Parity Checking operating at 400, 533 and 667 Mbps using 2nd generation Double Data Rate (DDR2) technology. The registers are part of the Inphi ExacTik(R) Family of industry-leading precision timing devices.
The Inphi products, SSTU32S869, SSTUA32S869, SSTU32S865 and the SSTUA32S865, support all existing standards of DDR2-400 and DDR2-533 as well as future standards for server memory operating at DDR2-667. Not only do these parts represent a significant market lead for Inphi, but they enable customers to immediately integrate the industry's most advanced timing devices into their high performance servers, high reliability systems, and take advantage of higher data rate DDR2 technology.
"With these products, Inphi is the only logic vendor in the world which delivers all five registers for DDR2 operating at 400, 533 and 667 Mbps using DDR2 technology. This clearly demonstrates Inphi's technology leadership, manufacturing expertise and ability to nimbly integrate new technology, and deliver cutting-edge solutions to our customers," said Desi Rhoden, chairman of the JEDEC Memory Committee and executive vice president of Inphi Corporation. "Our commitment to continue working closely with JEDEC and our customers continues to deliver new standards to the industry in terms of precision performance."
The Inphi SSTU32S869 and SSTUA32S869 14-bit register exceed all JEDEC performance specifications for DDR2-400, 533 and 667 rates and support DDR2 Registered DIMM (RDIMM) module L and similarly configured modules. The parts are available in 150-ball TFBGA leaded, lead-free and "green" packages.
The Inphi SSTU32S865 and the SSTUA32S865 28-bit registered buffers with parity are designed for 1.7V to 1.9V operation. The parts exceed all JEDEC performance specifications for DDR2-400, 533 and 667 rates and support DDR2 Registered DIMM (RDIMM) module D and similarly configured modules. The parts are available in 160-ball TFBGA leaded, lead-free and "green" packages.
All four components exhibit the lowest propagation delay in the industry which give module manufacturers the most margin in production. This enables memory modules delivered with Inphi logic to have the highest yields and lowest field failure rates.
Availability
The Inphi SSTU32S869, SSTUA32S869, SSTU32S865 and the SSTUA32S865 are all currently shipping in production quantities. For more information on these products send an email to: exactik@inphi-corp.com.
The ExacTik Family
Inphi's ExacTik family of CMOS timing devices for computing applications is the most comprehensive and highest performing in the industry. Every part meets or exceeds JEDEC specifications and delivers accuracy required at low-cost for next generation DDR2 applications. The ExacTik family includes timing devices for memory clocking, and other server, workstation and notebook applications and is characterized by the highest performance in terms of jitter, slew rates, lock times and skew.
About Inphi Corporation
Founded in November 2000, Inphi Corporation is a privately held electronic components company based in Westlake Village, California. Inphi delivers high-speed precision integrated circuits that optimize power, performance and size, enabling customers to build the highest performance, most cost-competitive telecommunications, data communications and instrumentation systems. Additional information about the company can be found at www.inphi-corp.com.
Most Recent Business Articles
- Multiple criteria evaluation and optimization of transportation systems
- Multi-criteria analysis procedure for sustainable mobility evaluation in urban areas
- A two-leveled multi-objective symbiotic evolutionary algorithm for the hub and spoke location problem
- Multi-criteria analysis for evaluating the impacts of intelligent speed adaptation
- The development of Taiwan arterial traffic-adaptive signal control system and its field test: a Taiwan experience
Most Recent Business Publications
Most Popular Business Articles
- 7 tips for effective listening: productive listening does not occur naturally. It requires hard work and practice - Back To Basics - effective listening is a crucial skill for internal auditors
- FAS 109: a primer for non-accountants - Financial Accounting Standards Board's "Statement 109: Accounting for Income Taxes"
- LIFO vs. FIFO: a return to the basics
- Too Young to Rent a Car? - 25-years-old the minimum age for car renting - Brief Article
- Design a commission plan that drives sales - Sales Commissions



