QuickLogic Helps Engineers Break Through the Verification Bottleneck; QuickWorks 9.7 Hard Macro Tool Improves the Verification Cycle Time

Business Wire, March 24, 2005

SUNNYVALE, Calif. -- QuickLogic Corporation (Nasdaq:QUIK), a pioneer of Embedded Standard Products, today announced that QuickWorks(R) 9.7 is now available. This release integrates a new Hard Macro tool that enables designers to realize dramatic improvements in their verification cycle. The breakthrough capability brings the benefits of the design reuse methodology to designers of QuickLogic's uWatt FPGA, programmable bridging and programmable SoC products.

As designs continue to grow in complexity, engineers spend significantly more time in the verification phase than the actual design phase. This dilemma is amplified in the consumer electronics (CE) market where product design cycles are typically less than six months. Many of these designs are evolutionary. The ability to leverage the verification efforts of previous designs implementations can significantly improve future development schedules.

"Designers of CE products have clearly embraced programmable logic as a means to deliver their products to market with differentiated features," said Brian Faith, QuickLogic's Senior Director of Logic Products. "We believe it is incumbent upon FPGA suppliers to facilitate the improvement of these designers' aggressive development schedules. Our new Hard Macro tool underscores QuickLogic's commitment to achieving this by providing a tool focused on maximizing efficiency and minimizing risk."

QuickLogic designers can now use the Hard Macro tool to "harden" the Verilog or VHDL intellectual property content with embedded placement information. This tool enables the generation of encrypted standard modules that promotes design reuse in future designs.

"Turnkey projects have become more and more important into today's consumer electronics markets. Shorter time-to-market, shorter product life spans and higher degrees of flexibility demand the most from companies," said Richard Meester, President of Quest Innovations, B.V. "QuickLogic's Hard Macro tool, coupled with their uWatt FPGAs and Programmable Bridges, enables Quest Innovations to ensure our customers meet these market demands."

Pricing and Availability

The QuickWorks 9.7 Windows(R)-based tool is available today at no cost and can be downloaded at: http://www.quicklogic.com/software_download

About QuickLogic

QuickLogic Corporation (Nasdaq:QUIK) invented and has pioneered the Embedded Standard Product (ESP) architecture, with the introduction of first products in 1998. ESPs are semiconductor devices that deliver the guaranteed performance, lower cost and lower risk of standard products, coupled with the flexibility and time-to-market benefits of programmable logic. QuickLogic's proprietary ViaLink metal-to-metal interconnect technology offers significant benefits -- including very low power at high performance levels -- to our customers and is the foundation of our ESP product families, as well as our core FPGA products. Founded in 1988, the company is located at 1277 Orleans Drive, Sunnyvale, CA 94089-1138. For more information please visit the QuickLogic web site at www.quicklogic.com.

The QuickLogic name and logo are registered trademarks of QuickLogic Corporation. All other brands or trademarks are the property of their respective holders and should be treated as such.